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A 20 band sp3d5sⴱ spin-orbit-coupled, semiempirical, atomistic tight-binding model is used with a
semiclassical, ballistic field-effect-transistor model, to theoretically examine the bandstructure
carrier velocity and ballistic current in silicon nanowire 共NW兲 transistors. Infinitely long, uniform,
cylindrical, and rectangular NWs, of cross sectional diameters/sides ranging from 3–12 nm are
considered. For a comprehensive analysis, n-type and p-type metal-oxide semiconductor 共NMOS
and PMOS兲 NWs in 关100兴, 关110兴, and 关111兴 transport orientations are examined. In general, physical
cross section reduction increases velocities, either by lifting the heavy mass valleys or significantly
changing the curvature of the bands. The carrier velocities of PMOS 关110兴 and 关111兴 NWs are a
strong function of diameter, with the narrower D = 3 nm wires having twice the velocities of the
D = 12 nm NWs. The velocity in the rest of the NW categories shows only minor diameter
dependence. This behavior is explained through features in the electronic structure of the silicon
host material. The ballistic current, on the other hand, shows the least sensitivity with cross section
in the cases where the velocity has large variations. Since the carrier velocity is a measure of the
effective mass and reflects on the channel mobility, these results can provide insight into the design
of NW devices with enhanced performance and performance tolerant to structure geometry
variations. In the case of ballistic transport in high performance devices, the 关110兴 NWs are the ones
with both high NMOS and PMOS performance as well as low on-current variations with cross
section geometry variations. © 2010 American Institute of Physics. 关doi:10.1063/1.3372764兴
I. INTRODUCTION

Motivation: The recent advancements in process and
manufacturing of nanoelectronic devices have allowed the
manufacturability of nanowire 共NW兲 devices, which are considered as possible candidates for a variety of applications.
For field-effect-transistor applications, NWs have recently
attracted large attention because of the possibility of enhanced electrostatic control and the possibility of close to
ballistic transport.1 Ultrascaled NW transistors of diameters
down to D = 3 nm and gate lengths down to LG = 15 nm,
have already been demonstrated by various experimental
groups.2–7 Beyond the use in ultrascaled high performance
logic and memory transistors, NWs have also attracted large
attention as biological sensors,8 optoelectronic,9,10 and thermoelectric devices.11,12 NW properties can be engineered and
optimized through size, crystal orientation, and strain.13,14
The carrier mobility and electrical conductivity that determine to a large degree the on-current and performance of
devices, are quantities closely related to the bandstructure
velocity of the channel. A thorough understanding of the
bandstructure velocity and the parameters that control it, will
aid the optimization and design of devices for a variety of
electronic transport applications ranging from the diffusive
to the ballistic limits. The bandstructure velocity and ballistic
a兲
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on-current in NWs as a function of the cross sectional size,
transport orientation, carrier type, and gate bias is the focus
of this work.
The properties of one-dimensional silicon NWs13–18 and
two-dimensional 共2D兲 thin-body devices19–21 in the high
symmetry orientations 关100兴, 关110兴, and 关111兴, have been addressed in a variety of theoretical studies. The challenges in
simulating ultra-thin-body 共UTB兲 and NW devices in which
the atoms are countable in their cross section, call for sophisticated models beyond the effective mass approximation, especially in describing the valence band. The
tight-binding13,14,16,17 and the k · p 20,22 methods were used to
calculate the electronic properties of these nanostructures,
both with unstrained and strained lattice and scattering
considerations.23–26 The performance in terms of on-current
is associated with the carrier velocities, which are linked to
the effective mass and the carrier mobility. Strain engineering, in that respect, is introduced in devices as a way to
increase the carrier velocities and improve performance.27,28
These theoretical studies, however, have been performed
for specific NW cross sections or thin-body widths. A comprehensive study that addresses the carrier velocities and ballistic on-current in NWs as a function of, 共i兲 channel cross
sectional size, 共ii兲 carrier type 关n-type or p-type metal-oxide
semiconductor 共NMOS or PMOS兲兴, 共iii兲 transport orientation
共关100兴, 关110兴, and 关111兴兲, 共iv兲 gate bias, and 共v兲 cross sectional shape 共cylindrical/rectangular兲, has not yet been re-
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ported. Such a comprehensive device exploration will provide useful insight into optimization strategies of NW device
performance for a variety of applications. The analysis presented in this paper addresses all these design factors. The
nearest-neighbor atomistic tight binding 共TB兲 model
共sp3d5sⴱ-SO兲 共Refs. 29–32兲 is used for the NWs’ electronic
structure calculation, coupled to a 2D Poisson solver for the
electrostatic potential. To evaluate transport characteristics, a
simple semiclassical ballistic model13,14,33,34 is used. Cylindrical NWs of diameters from D = 3 nm to D = 12 nm and
rectangular NWs from 3 nm to 12 nm wide/tall 共all combinations of aspect ratios兲 in three different transport orientations are considered. The design space could be further expanded by the use of strain as partly shown in Ref. 15, but
this is beyond the scope of this paper.
We find that cross section reduction introduces changes
in the bandstructure features that in general increase the carrier velocities. The increase can vary from ⬃0 to ⬃100%
depending on the NW category. High inversion conditions
共large gate biases兲 also increase the carrier velocities by
⬃50% as higher energy states are occupied. Device designs
are identified for optimized performance as well as performance variation tolerance to cross section variations. We
note here that the ballistic model used in this study provides
the upper limit for the performance of the devices. In reality,
even devices with ultrashort channel lengths are not 100%
ballistic. The carrier velocity trends, however, reflect on the
effective mass and carrier mobility and point to the direction
of enhanced performance. In addition, imperfections and
nonidealities will also affect the performance. In the Sec. VI
of the paper, therefore, the results for one particular geometry are quantified in the presence of surface roughness scattering 共SRS兲 using a quantum ballistic, full band, atomistic
tight-binding simulator,17,35,36 and the magnitude of this additional variation is estimated.
This paper is organized as follows: In part II, we describe the approach followed. In part III, we present the results for the velocity and on-current as function of diameter
in cylindrical NWs. In part IV, we discuss and provide explanations for the results. In part V, we extend our analysis to
rectangular NW devices. In part VI, we provide design considerations for optimized performance. Finally, part VII summarizes and concludes the work.
II. APPROACH

Atomistic modeling: To obtain the bandstructure of the
NWs both for electrons and holes for which spin-orbit coupling is important, a well calibrated atomistic model is used.
The nearest neighbor TB sp3d5sⴱ-SO model captures all the
necessary band features, and in addition, is robust enough to
computationally handle larger NW cross sections as compared to ab initio methods. As an indication, the unit cells of
the NWs considered in this study contain from ⬃150 to
⬃6500 atoms and the computation time needed varies from a
few hours to few days for each bias point on a single CPU.
The model itself and the parameterization used,29 have been
extensively calibrated to various experimental data of various natures with excellent agreement.37–40 In particular, we
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FIG. 1. 共Color online兲 Equilibrium dispersion relations for the D = 6 nm
关110兴 NW 共positive k-states兲. 共a兲 Electrons. 共b兲 Holes. The edges of the first
band are shifted to E = 0 eV. a⬘0 is the unit cell length.

highlight the match to experimental data considering the valley splitting in slanted strained Si UTB devices on disordered
SiGe,39 and single impurities in Si40 without any material
parameter adjustments. The model provides a simple but effective way for treatment of the surface truncation by hydrogen passivation of the dangling bonds on the surface of the
NW.41 What is important for this work, the Hamiltonian is
built on the diamond lattice of silicon and the effect of different orientations and cross sectional shapes is automatically included, all of which impact the interaction and mixing of various bulk bands.
The simulation approach: The devices simulated are cylindrical and rectangular NWs in the 关100兴, 关110兴, and 关111兴
transport orientations, surrounded by SiO2. In the case of the
cylindrical devices, the oxide thickness is set to 8 nm. These
are typical NW device sizes that have been reported in experimental studies.3,4 In the rectangular cases, the oxide used
is 1.1 nm, which is a more realistic thickness for ultimately
desired high performance devices. The simulation procedure
consists of three steps as described in detail in Ref. 13 and is
summarized here.
共1兲 The bandstructure of the wire is calculated using the
sp3d5sⴱ-SO model. As an example, Figs. 1共a兲 and 1共b兲
show the conduction and valence bands of the
D = 6 nm cylindrical NW in the 关110兴 direction 共positive
k-parts of the dispersions兲. The different valleys, with
different effective masses as well as band interactions,
nonparabolicities and anisotropies of the Si bulk bandstructure, especially for the valence band, are all captured by the model and appear in the NW
dispersions.
共2兲 A semiclassical top-of-the-barrier ballistic model is used
to fill the electronic states and compute the transport
characteristics.13,14,33,34 The range of validity of this
model is explored in detail in Ref. 42 with a much more
computationally demanding three-dimensional 共3D兲 full
non-equilibrium Green’s function 共NEGF兲 model. There
it was shown that the approach is valid when the wire’s
length/width ratio exceeds L / W ⬎ 5 in which case
source-drain tunneling is suppressed.
共3兲 The 2D Poisson equation is solved in the cross section
of the wire to obtain the electrostatic potential. It is
added to the diagonal on-site elements of the atomistic
Hamiltonian as an effective potential for recalculating
the bandstructure until self consistency is achieved.
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FIG. 2. 共Color online兲 Results for cylindrical NMOS and PMOS NWs at
兩VG兩 = 1 V and 兩VD兩 = 1 V vs diameter. 共a兲 Carrier injection velocity. 共b兲
Charge density. 共c兲 On-current. 共d兲 On-current normalized to its maximum
value 共the D = 12 nm value兲.

Although the transport model used is a simple ballistic
model, it allows for examining how the bandstructure alone
will affect the channel properties and transport characteristics and thus, it provides essential physical insight. It is the
simplicity of the transport model, which allows to shed light
on the importance of the dispersion details and their effect on
transport.
III. RESULTS

The average carrier velocity 共or injection velocity vinj兲 of
the wires, defined as ID / qn, where ID is the ballistic drain
on-current and n is the carrier density in the NW cross section, depends strongly on carrier type, cross section diameter,
and orientation. Figure 2 presents these results, while Fig. 3
extends the analysis by including the dependence on gate
bias as well. Figure 2共a兲 shows the carrier velocity for the
cylindrical NMOS 共dotted lines兲 and PMOS 共circled lines兲
NWs in the 关100兴 共blue兲, 关110兴 共red兲, and 关111兴 共black兲 transport orientations at on-state 共兩VG兩 = 兩VD兩 = 1 V兲 as a function
of the wire’s diameter. Large differences in the carrier velocities of the different NW orientation and carrier type are observed. Within the same NW category, large variations are
also observed as the diameter reduces. The changes are more
prominent in the PMOS 关111兴, PMOS 关110兴, and NMOS
关110兴 cases. There, the velocity increases by up to a factor of
2⫻ as the diameter reduces. The other three cases show minor velocity variations. As it will be explained in the Sec. IV,
this behavior originates purely from bandstructure changes.
Figure 2共b兲 shows the charge density as a function of the
diameter. The charge increases almost linearly with cross
section for devices at these diameter scales, following the
increase in the cylindrical oxide capacitance COX
= 20 / ln共1 + 共tOX / a兲兲 with the radius a. The charge, however, is of similar magnitude in all cases, irrespective of orientation, NMOS, or PMOS because the gate oxide dominates
the overall capacitance in Si NWs. 共The NMOS NWs have
only slightly higher charge than the PMOS ones兲. The total
gate capacitance CG in our simulations is degraded from COX
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by ⬃20% – 30% as also shown in Ref. 13. This degradation
is the same irrespective of NW type. NWs of different orientations or carrier type, have small differences in their
quantum capacitance CQ of the order of ⬍10% in most
cases, but these cause only small differences in the total gate
capacitance CG.13–15 At VG = VD = 1 V, CQ varies from CQ
⬃ 1.5 to CQ ⬃ 9 nF/ m as the diameter increases from D = 3
to D = 12 nm. 共It increases with gate bias because CQ a measure of the density of states at the Fermi level, and more and
more subbands are occupied as the bias increases兲. The values are very similar in magnitude for all NW types. The
oxide capacitance, on the other hand, increases from
COX = 0.124 to COX = 0.26 nF/ m in the same diameter range,
values 12⫻ and 34⫻ smaller than CQ, respectively. This indicates that COX still dominates the electrostatics 共more for
the larger diameters than the smaller ones兲. Of course the
effect of CQ is more prominent for smaller oxide thicknesses.
Still, its importance is reduced, and at a specific diameter, the
already small variations between the different NW types do
not cause any variations in the charge density.
When considering ultrascaled transistors, transport can
be close to the ballistic limit.4 In this case the current through
a device is simply given by the product of charge times velocity, ID = qn ⫻ vinj. The on-current versus diameter is shown
in Fig. 2共c兲. It increases with diameter but its magnitude, as
well as its rate of increase, is different for each NW case. The
NWs with the larger velocity variations have the smaller
variations in ION as the diameter changes, as indicated by the
PMOS 关111兴 ⌬ID range versus the NMOS 关100兴 ⌬ID range in
Fig. 2共c兲. When the carrier velocity does not vary significantly with diameter, the change in ID follows the change in
the charge density with diameter. This is the case for all
NMOS NWs and the PMOS 关100兴 NWs. In the PMOS 关110兴
and 关111兴 cases where the carrier velocity increases as the
diameter decreases, the counter-acting effect of velocity increase and capacitance decrease makes the ballistic current
more tolerant to diameter variations. This behavior is better
illustrated in Fig. 2共d兲, which shows the on-current of each
NW category normalized to its higher value 共the value of the
D = 12 nm NW兲. The PMOS 关110兴 and PMOS 关111兴 NWs
have the least on-current reduction as the diameter decreases.
As the diameter is scaled by four times 共from D = 12 to
D = 3 nm兲, ID reduces by ⬃2 in the PMOS 关110兴 and PMOS
关111兴 cases, whereas it reduces by ⬃3 times in the rest of the
NW categories. This behavior can potentially provide a
mechanism for device designs with ballistic performance
more tolerant to structural variations, especially considering
the difficulties in controlling the line etch roughness in nanofabrication processes.
From Figs. 2共a兲 and 2共c兲, it is evident that the designs
are diameter dependent since at a certain NW diameter different NWs perform differently. For the NMOS cases, at
larger diameters, the 关100兴 NWs 共dotted-blue兲 perform better,
closely followed by the 关110兴 NWs 共dotted-red兲. At smaller
diameters this order is reversed. For the PMOS cases, at
larger diameters the performance of the 关110兴 NW 共circledred兲 suffers compared to the 关111兴 NWs 共circled-black兲. At
smaller diameters, however, the 关110兴 NWs suffer a smaller
performance reduction, and their performance becomes simi-
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FIG. 3. 共Color online兲 Results for cylindrical NWs of diameters varying from D = 12 nm down to 3 nm, PMOS and NMOS vs VG for 兩VD兩 = 1 V. PMOS NW
results are shown for negative VG, NMOS results for positive VG. The arrows indicate the direction of diameter decrease in the cases for which a unidirectional
trend is observed. 关共a兲–共c兲兴 Carrier velocities. 关共d兲–共f兲兴 Charge density 共for D = 8 nm down to D = 3 nm兲. 关共g兲–共i兲兴 Ballistic current 共for D = 8 nm down to
D = 3 nm兲. Left column—关100兴 oriented wires. Middle column—关110兴 oriented wires. Right column—关111兴 oriented wires. Inset of 共a兲: the cylindrical NW
cross section.

lar to the 关111兴 NWs’ performance. The fact that the NMOS
关111兴, and especially the PMOS 关100兴 NWs always lack on
performance, leaves the 关110兴 direction the one with high
performance for both carrier types in the entire diameter
range. This is enhanced by the fact that 关110兴 NWs suffer
less performance loss as the diameter reduces, for both carrier types. In complementary metal-oxide semiconductor
共CMOS兲 applications, for which both NMOS and PMOS
need to be utilized, 关110兴 seems to be the optimal case.
The results of Fig. 2 are drawn at on-state at a fixed
兩VG兩 = 兩VD兩 = 1 V. Figure 3 generalizes these results by showing the variation in the velocity, charge, and current as a
function of diameter, orientation, and additionally gate bias.
Row-wise, results for carrier velocity 共first row兲, charge
共second row兲, and current 共third row兲 versus VG are shown.
Columnwise, results for the different transport orientations
are shown, 关100兴—first column, 关110兴—second column, and
关111兴—third column. The left/right panels of each figure
共negative/positive VG兲, show results for PMOS/NMOS NWs,
respectively. The NWs considered are cylindrical in cross
section 关as shown in the inset of Fig. 3共a兲兴 with diameters
varying from D = 12 nm down to D = 3 nm in decrements of
1 nm. The arrows in each subfigure indicate the direction of
diameter reduction.
The carrier velocities of the NWs versus VG are shown
in Figs. 3共a兲–3共c兲. In all cases, the carrier velocities increase
with increasing VG 共positive for the NMOS and negative for
the PMOS cases兲. At higher inversion conditions, higher en-

ergy states are occupied with higher carrier velocity
共vinj ⬃ dE / dk兲. The increase in the carrier velocity with gate
bias increase is as high as ⬃50% and appears in all NW
cases.
The strong diameter dependence in the cases of PMOS
关110兴 and 关111兴 NWs 关Figs. 3共b兲 and 3共c兲, left panels兴 is also
observed through all biases. As the diameter scales from
D = 12 to D = 3 nm, the velocity doubles from vinj ⬃ 0.7
⫻ 105 to vinj ⬃ 1.4⫻ 105 m / s 共values around VG = 0 V兲, independent of gate bias. A similar variation trend, but at a
smaller scale is observed for the NMOS 关110兴 NWs 关Fig.
3共b兲, right panel兴, for which the velocity increases from
vinj ⬃ 0.9⫻ 105 to vinj ⬃ 1.2⫻ 105 m / s as the diameter is reduced 共values around VG = 0 V兲. On the other hand, in the
cases of PMOS 关100兴 关Fig. 3共a兲, left panel兴, NMOS 关100兴
关Fig. 3共a兲, right panel兴, and NMOS 关111兴 关Fig. 3共c兲, right
panel兴, the carrier velocity has only a small diameter dependence. In these cases, the variation trends intermix at different gate biases and cannot be identifed as monotonically increasing or decreasing with diameter. Explanations for all
these trends are provided below in the Sec. IV.
Comparing the magnitude of the velocities in each NW
category, NMOS NWs in the 关100兴 and 关110兴 directions have
similar performance, with their velocities at low gate bias
being about vinj ⬃ 1 ⫻ 105 m / s. In the NMOS 关110兴 case, the
D = 3 nm NW has a slight advantage with the velocity raising to vinj ⬃ 1.15⫻ 105 m / s. The NMOS 关111兴 NW velocities are ⬃20% lower at vinj ⬃ 0.8⫻ 105 m / s. In the PMOS
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NW cases, at a specific diameter size, the 关111兴 NWs perform better, followed by the 关110兴 NW and finally by the
关100兴 oriented NWs. The PMOS 关100兴 NWs can only deliver
vinj ⬃ 0.5⫻ 105 m / s 共low gate bias value兲, which makes
them the NWs with the lowest carrier velocities of all categories examined for all diameter sizes. This behavior holds
for all gate bias conditions.
In Figs. 3共d兲–3共f兲 共second row兲 and Figs. 3共g兲–3共i兲 共third
row兲, we show the charge and ballistic current, respectively,
of the NWs with diameters from D = 8 nm down to
D = 3 nm for which a large velocity variation is observed. As
also shown in Fig. 2共b兲, at the same gate overdrive the
charge in the NWs of the same diameter is of similar magnitude, changing linearly with the oxide capacitance, irrespective of orientation, NMOS or PMOS.
The ballistic ID versus VG characteristics in Figs.
3共g兲–3共i兲 are given by the product of the charge times velocity ID = qn ⫻ vinj. In the NMOS NW cases 共all right panels兲,
where the carrier velocity does not vary significantly with
diameter, the change in ID follows the change in the charge
density with diameter. Same happens to the PMOS 关100兴
NWs 关Fig. 3共g兲, left panel兴. At a given VG value, as the
diameter decreases from D = 8 to D = 3 nm, the ID is almost
halved. In the PMOS 关110兴 and 关111兴 cases Figs. 3共h兲 and
3共i兲 共left panels兲 where the carrier velocity increases as the
diameter decreases, the ballistic current is tolerant to diameter variations and reduces only by ⬃20% and 30%, respectively. This is a general behavior at all gate biases.
IV. DISCUSSION

The velocity variation trends with diameter and orientation are explained in Fig. 4 for NMOS and Fig. 5 for PMOS
NWs. These figures show the first occupied subband 共subband envelopes兲 of the NWs of each diameter at off-state
conditions. Figures 4共a兲–4共c兲 show results for NMOS NWs
in 关100兴, 关110兴, and 关111兴 orientations, respectively. For example, Fig. 4共a兲 shows the first occupied subband of the
D = 12 nm 共blue-square兲 down to the D = 3 nm 共red-dot兲
NMOS 关100兴 NW. The subband edges of each NW are
shifted to the same reference E = 0 eV for comparison purposes. The arrows show the direction of diameter decrease.
There are two counteracting mechanisms that affect the carrier velocity in these NWs as the diameter decreases, 共i兲 the
⌫ mass increases, a result of nonparabolicity in the dispersion of the Si bulk bandstructure. From the bulk value of
mⴱ = 0.19m0, it increases to 0.27m0 at D = 3 nm.13 共ii兲 The
off-⌫ valleys with heavier transport mass 共mⴱ = 0.89m0兲, but
light quantization mass, shift higher in energy. The second
mechanism is slightly stronger and the combined effect is
that the velocities are slightly higher for NWs of smaller
diameters. As the gate bias increases, however, electrostatic
confinement also increases the valley separation of the larger
diameter NWs. No clear trend in the velocities at all biases
can, therefore, be identified as earlier described in Fig. 3共a兲
共right panel兲.
Figure 4共b兲 shows the first occupied subband of the
关110兴 NWs of all diameters. As the diameter reduces 共i兲 the ⌫
mass slightly reduces 共a result of the anisotropic dispersion

J. Appl. Phys. 107, 113701 共2010兲

FIG. 4. 共Color online兲 The first subband 共subband envelope兲 of NMOS NWs
as the diameter scales from D = 12 to 3 nm. The arrows indicate the direction
of diameter decrease. 共a兲 关100兴 oriented wires. 共b兲 关110兴 oriented wires. 共c兲
关111兴 oriented wires. The minima of all bands are shifted to E = 0 eV.

of the Si bulk bandstructure 关Ref. 13兴兲, and 共ii兲 the heavier
transport mass off-⌫ valleys shift higher in energy. Both effects tend to increase the carrier velocities. A clear trend in
velocity reduction as the diameter reduces is therefore observed, as shown in Fig. 3共b兲 共right panel兲.
In the case of the 关111兴 NMOS NWs in Fig. 4共c兲, the
mass of the first conduction subband slightly increases as the
diameter reduces 共the curvature reduces兲. This increase is
only marginal and does not lead to any observable variations
in the carrier velocities as shown in Fig. 3共c兲 共right panel兲.
Figure 5 shows the same quantities as in Fig. 4, but for
the PMOS NWs. Figure 5共a兲 shows the first two occupied
subbands for the 关100兴 PMOS NWs as the diameter reduces
from D = 12 nm 共blue-square兲 to D = 3 nm 共red-dot兲. The
subbands indicate no clear trend in their curvature as a function of diameter. Instead, an oscillatory behavior is
observed,14 with several band-crossings between bands from
wires of different diameters. 共Showing the higher two bands
in this case indicates the oscillations more clearly兲. This reflects in the velocities of Fig. 3共a兲 共left panel兲, for which no
significant variation exists, and as the gate bias increases, the
magnitude of the velocities of wires with different diameters
is also observed to interchange. The oscillatory behavior of
the subbands keeps the carrier velocities low. The low bias
velocity of 关100兴 PMOS NWs is vinj ⬃ 0.5⫻ 105 m / s,
whereas in all other NW categories the velocities are almost
2⫻ higher.
The variation pattern in the subband envelopes of the
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FIG. 6. 共Color online兲 2D surfaces of transport quantities for rectangular
NMOS NWs as the width 共W兲 / height 共H兲 directions vary from W = 3 to
W = 12 nm and H = 3 to H = 12 nm. 关共a兲–共c兲兴 The average carrier velocity in
105 m / s for 关100兴, 关110兴, and 关111兴 directed wires, respectively. 关共d兲–共f兲兴
The current density in A for 关100兴, 关110兴, and 关111兴 directed wires, respectively. The lower row indicates the NW directions and surface orientations.

V. RESULTS FOR RECTANGULAR NWS

FIG. 5. 共Color online兲 The first subband 共subband envelope兲 of PMOS NWs
as the diameter scales from D = 12 to 3 nm. The arrows indicate the direction
of diameter decrease. 共a兲 关100兴 oriented wires 共the first two subbands are
shown兲. 共b兲 关110兴 oriented wires. 共c兲 关111兴 oriented wires. The minima of all
bands are shifted to E = 0 eV. Inset of 共b兲: the heavy-hole subband of the Si
bandstructure with 共11̄0兲 surface quantization subbands indicated.

关110兴 and 关111兴 PMOS NWs in Figs. 5共b兲 and 5共c兲 is clearer.
Here the subbands undergo a large transformation as the diameter decreases, acquiring a larger curvature and lighter
effective masses, and thus significantly higher carrier velocities. This explains the velocity trend in Figs. 3共b兲 and 3共c兲
共left panels兲. The subband shape behavior, and its large
change under cross section reduction is described in detail in
Ref. 14, and is a result of the anisotropy of the heavy-hole
subband of the valence band shown in the inset of Fig. 5共b兲.
There, the 45° lines drawn show the relevant energy lines
that form the subbands for NWs with the 共11̄0兲 surface quantized, as is the case for the 关110兴 共and 关111兴兲 oriented NWs.
As the diameter reduces, subbands further away from the
center of the Brillouin zone are utilized, which have large
curvatures and lower effective masses. The arrow along the
45° lines shows the direction of decreased wire cross section,
corresponding to larger k-value quantization. The subband
trend in Fig. 5共b兲 has its origin in this anisotropic energy
surface. Of course, real NW quantization involves many
more interactions, but the basic trend of the heavy-hole
band is transferred to the NW subbands. A similar effect is
responsible for the subband trend of the 关111兴 NWs shown in
Fig. 5共c兲.

After investigating the carrier velocity and current variations of cylindrical NWs, we extend our analysis to rectangular NWs with widths/heights varying from 3 to 12 nm 共all
aspect ratios兲, for the three orientations under consideration.
Figures 6 and 7 show the results for NMOS and PMOS
NWs, respectively. Due to the large volume of the data for
NWs with various aspect ratios and gate biases, only the
velocity 共first row兲 and current 共second row兲 results at onstate 共VG = VD = 1 V for NMOS and VG = VD = −1 V for
PMOS兲 are presented. The lower left corners of the subfigures in Figs. 6 and 7 show the velocity/current of the
3 ⫻ 3 nm2 NWs, whereas the upper right corners show the
velocity/current of the 12⫻ 12 nm2 wires. Other than the
width/height of the NWs no other parameter is changed in
the simulations.
Figures 6共a兲–6共c兲 共first row of Fig. 6兲 present the velocity results for the 关100兴, 关110兴, and 关111兴 oriented NMOS
NWs, respectively. In all cases, cross section reduction results in higher velocities 共higher velocities in the lower/left

FIG. 7. 共Color online兲 2D surfaces of transport quantities for rectangular
PMOS NWs as the width 共W兲 / height 共H兲 directions vary from W = 3 to W
= 12 nm and H = 3 to H = 12 nm. 关共a兲–共c兲兴 The average carrier velocity in
105 m / s for 关100兴, 关110兴, and 关111兴 directed wires respectively. 关共d兲–共f兲兴
The current density in A for 关100兴, 关110兴, and 关111兴 directed wires, respectively. The lower row indicates the NW directions and surface orientations.

Downloaded 20 Oct 2010 to 128.210.126.199. Redistribution subject to AIP license or copyright; see http://jap.aip.org/about/rights_and_permissions

113701-7

Neophytou et al.

than the upper/right part of the figures兲. In the 关100兴 NW
case in Fig. 6共a兲, following the cylindrical case
arguments, the off-⌫ valley is pushed higher in energy and
the overall velocity is higher. The velocity variation in the
entire figure is of the order of ⬃8%, ranging from
1.2⫻ 105 – 1.3⫻ 105 m / s.
In the case of the 关110兴 NMOS NWs in Fig. 6共b兲, the
width and the height surfaces are in the 关11̄0兴 and 关001兴
directions, respectively, as shown in the third row of Fig. 6.
The nature of valley quantization is different for each surface. In the height in the 关001兴 quantization direction, the ⌫
valleys have light transport mass, but heavy quantization
mass. The off-⌫ valleys have the reverse, heavy transport
mass, but light quantization mass. Reducing the height lifts
the lightly quantized off-⌫ valleys, just as in the 关100兴 NW
cases above, and increases the velocities 关i.e., the velocities
increase as one moves from top to bottom in Fig. 6共b兲兴. On
the other hand, in the 关11̄0兴 width direction, the off-⌫ valleys
are more heavily quantized than the ⌫ valleys. Variations in
the width do not shift their energy minima strongly, and the
carrier velocities are therefore almost constant along that
direction.
An extrapolation of our results, indicates that NMOS
共001兲/关110兴 channels 共extension beyond the lower-right corner of Fig. 6共b兲兲, have higher velocities than NMOS
共11̄0兲 / 关110兴 channels 共extension beyond the upper-left corner of Fig. 6共b兲兲. Experimental data on the channel mobility
versus transport and quantization orientation in Si metaloxide-semiconductor field-effect transistor 共MOSFET兲
channels21,43 show that the mobility is also higher for NMOS
共001兲/关110兴 rather than 共11̄0兲 / 关110兴 channels. Although the
mobility depends also on the scattering process and not only
on bandstructure, the velocity results point toward a possible
explanation of the experimental behavior. Furthermore, for
long channel NWs devices with finite width, the fact that the
velocity is not sensitive to variations in the 关11̄0兴 direction,
points toward utilizing this direction as the one for which the
line etch control is minimal in the fabrication process, so that
the performance variation due to size variations is reduced.
Comparing the magnitude of the carrier velocities, it is
very similar in the 关100兴 and 关110兴 oriented NWs in Figs.
6共a兲 and 6共b兲 since in both cases it is mostly determined by
the ⌫ valleys. It ranges from 1.1⫻ 105 – 1.3⫻ 105 m / s. On
the other hand, the velocities of the 关111兴 oriented NWs in
Fig. 6共c兲, are determined by tilted Si conduction band ellipsoids of higher effective mass 共mⴱ ⬃ 0.43m0 in bulk兲.13 They
are therefore ⬃30% lower, ranging only from
0.9⫻ 105 – 1.1⫻ 105 m / s. Still, however, the same pattern is
followed, where size reduction increases carrier velocities.
Figures 6共d兲–6共f兲 present the ballistic on-current results
for the NWs in the three orientations. Since the charge increases linearly with the cross section 关by almost four times
in Fig. 2共b兲兴, and the velocity decreases by only ⬃30%, the
on-current increases monotonically following the increase in
the cross section. As in the cylindrical NW cases earlier, the
on-current is higher for the 关100兴 NWs, closely followed by
the 关110兴 NWs, whereas the 关111兴 NWs have ⬃25% lower
on-current. The contour lines in the subfigures, all tilted at

J. Appl. Phys. 107, 113701 共2010兲

⬃45°, indicate the linear increase in ID with cross section
increase, as well as the symmetry between width/height
surfaces, even in the velocity asymmetric case of the
关110兴 NWs.
Figures 7共a兲–7共c兲 present the carrier velocities for the
rectangular PMOS NWs. The velocities of the 关110兴 and
关111兴 NWs in Figs. 7共b兲 and 7共c兲 range from vinj ⬃ 1
⫻ 105 – 1.5⫻ 105 m / s, and vinj ⬃ 1.2⫻ 105 – 1.8⫻ 105 m / s,
respectively, a variation of ⬃50%. For the 关100兴 NWs in Fig.
7共a兲, the velocities range from vinj ⬃ 0.5⫻ 105 – 0.8
⫻ 105 m / s and are much lower compared to all other NW
cases of either carrier type. Similar to the NMOS case, in
general, cross section size reduction increases the carrier velocities. This is more evident in the 关100兴 and 关111兴 NW
orientation cases of Figs. 7共a兲 and 7共c兲, respectively. Figure
7共b兲, on the other hand, shows a strong surface anisotropic
behavior for the 关110兴 PMOS NWs. Scaling of either NW
side 共width in 关11̄0兴 or height in 关001兴兲, increases carrier
velocities. In the case of scaling the height, however, at
⬃6 nm the velocity gets a downwward jump before it starts
to increase again. This is attributed to the anisotropic quantization mass in the two surfaces and detailed explanations
are provided in Ref. 15.
It is also worth mentioning here that in the case of the
PMOS 关110兴 channels, experimental data21,43 show that long
channel 共11̄0兲 / 关110兴 MOSFET channels have higher mobility than the 共001兲/关110兴 ones, the opposite of what is observed in the NMOS 关110兴 channels. The different carrier
velocities in the two PMOS channels could point to the reasons that might be responsible for this. Scaling of the 关11̄0兴
width quantizes the k-space along the light branch of the
anisotropic heavy-hole valley 关inset of Fig. 5共b兲兴. Scaling the
关001兴 height does not provide this advantage. Although this
surface difference is only weakly reflected in the velocities
of the narrow NWs of Fig. 7共b兲 共left versus lower parts兲,
simulations using real 2D bandstructures could potentially
demonstrate the difference in velocities between the two surfaces. In general, however, physical scaling of the channel in
directions that utilize the larger curvature regions of the bulk
bandstructure is beneficial to the carrier velocity and device
performance 共as the scaling of the 关11̄0兴 width in the PMOS
共11̄0兲 / 关110兴 case兲.
Figures 7共d兲–7共f兲 show the PMOS NWs ballistic oncurrent results for the three orientations. In the 关100兴 case in
Fig. 7共d兲 and 关111兴 case in Fig. 7共f兲, the on-current increases
monotonically as the cross section increases, similar to the
NMOS cases. In the case of the 关110兴 NWs in Fig. 7共e兲, the
on-current has a more complex behavior, following the complex behavior of the velocity in Fig. 7共b兲. Here, the regions
of 3–5 nm and 7–12 nm of height, and for any width are
design regions for low on-current variations to large cross
section variations. Around a height of ⬃6 nm, however,
large variations are observed and device designs with such
height should be avoided. Comparing the magnitude of the
on-current in the PMOS NW cases, it is in general higher for
the 关111兴 NWs, closely followed by the 关110兴 NWs, whereas
the performance of the 关100兴 NWs is almost half compared
to the other NWs.
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TABLE I. Relative performance comparison for the NWs of the different
orientations and diameters: 共a兲 NMOS. 共b兲 PMOS.
NMOS performance
Small D 共3 nm兲
Large D 共12 nm兲
PMOS performance
Small D 共3 nm兲
Large D 共12 nm兲

关100兴

关110兴

关111兴

High 共2兲
High 共1兲

High 共1兲
High 共2兲

Low 共3兲
Fair 共3兲

关100兴

关110兴

关111兴

Low 共3兲
Low 共3兲

High 共2兲
Fair 共2兲

High 共1兲
High 共1兲

VI. DESIGN CONSIDERATIONS

Table I summarizes the performance comparisons between the NWs of the different orientations for the small
共D = 3 nm兲 and the larger 共D = 12 nm兲 diameters. The indications “High,” “Fair,” and “Low”, refer to the relative performance of the NWs of each row 共orientation comparison兲
and not necessarily on an absolute scale. The numbers within
brackets correspond to the performance order 共both carrier
velocity and current have the same order兲 of the different
orientated NWs within each row. Although this table is constructed according to the cylindrical NW results, the same
conclusions follow in the cases of the rectangular devices.
In the case of NMOS NWs, in Table I, both the 关100兴
and 关110兴 orientations have high performance, with the 关100兴
orientation having an advantage at larger diameters and the
关110兴 at smaller diameters. The 关111兴 NWs have lower performance at smaller diameters and fair at larger diameters
compared to the two other orientations. The PMOS performance comparison is also shown in Table I. In this case, the
关111兴 orientation is the most advantageous in all diameter
ranges, closely followed by the 关110兴 orientation, whereas
the 关100兴 orientation performs purely for all NW diameters.
PMOS 关111兴 NWs perform higher than all other NWs
共PMOS or NMOS兲, and are the optimal solution for applications that require high performance individual NWs. Since
the NMOS 关111兴 and especially the PMOS 关100兴 NWs perform purely, for CMOS applications that both NMOS and
PMOS high performance is required, the 关110兴 orientation
seems to be the optimal solution.
Upto this point our analysis considered infinitely long,
undistorted NWs with perfect surfaces, assuming perfect
manufacturability. In reality, structure imperfections exist in
devices and affect the performance.44–48 Controlling the line
edge roughness in nanofabrication processes imposes challenges, and the lack of it leads to device-to-device performance variations. The width is usually less well controlled
since it is formed by etching, whereas the height is controlled
by growth and can be more precise. For the high performance rectangular PMOS 关110兴 NWs build on 共001兲 substrates, the on-current is not significantly sensitive to the
width 关Fig. 7共e兲兴. It is also not significantly sensitive to the
height, except at around 6 nm of height, a design region that
should be avoided. In the NMOS 关110兴 case the 共001兲/关110兴
configuration is also beneficial since the velocity is almost
constant in the 关11̄0兴 width direction. Although the ballistic
on-current in Fig. 6共e兲 is symmetric with respect to the

width/height, devices are not 100% ballistic, and therefore it
is still beneficial to have the direction of least control aligned
with the direction of velocity invariance.
As a design strategy, therefore, our results demonstrate
that out of all NWs examined, the 关110兴 oriented NWs are
advantageous for CMOS technology applications in either
design case, 共i兲 if the design goal is driven by the highest
performance assuming perfect manufacturing abilities or 共ii兲
if the design is driven by low device-to-device performance
fluctuations. Design regions with velocity and on-current insensitivity to geometry can provide low device-to-device
variations strategies for both, long channel devices, and short
channel close-to-ballistic devices. In the cases of the 关110兴
channel orientations built on 共001兲 substrates, design regions
can be identified for either case, while still keeping the
performance high.
An important source of performance variation and degradation is surface roughness scattering 共SRS兲. To quantify
the previous results, we examine the effect of SRS on the
velocity and current variations for the case of the NMOS
关110兴 D = 3 nm cylindrical NW. For this purpose, real-space
3D, full-band, quantum ballistic simulations are performed
using the OMEN code,17,35,36 in which the roughness is treated
in a realistic way by adding/subtracting atoms on the surface
of the NW.44 A ⬃15% degradation, as well as an additional
⬃30% variation in the velocities is computed by using a
sample size of 50 rough NWs. A 10% variation in the oncurrent is also observed, in agreement with other
works.45,47,48 This is an indication of an additional variation,
on top of the variation expected due to bandstructure as a
result of diameter change. A proper and more elaborate investigation the effect of SRS which targets all orientations
and a large range of diameter sizes will be presented elsewhere. These numbers, however, further stress the need of
device and circuit designs tolerant to performance variations
originating from structure variations and nonidealities.
Bandstructure features can provide a mechanism to partially
help on this.
VII. CONCLUSION

An atomistic tight-binding approach and a semiclassical
ballistic model are used to calculate the bandstructure velocity and ballistic current of NW devices, self-consistently with
the electrostatic potential. NMOS and PMOS NWs of diameters from D = 12 nm down to D = 3 nm in 关100兴, 关110兴, and
关111兴 orientations, of cylindrical and rectangular cross sectional shapes are considered. The carrier velocities are strong
function of orientation, band type, diameter, and bias. Cross
section scaling, in general increases the carrier velocities either by raising the energy minima of the heavier transport
mass valleys or by significantly changing the subbands’ curvature. PMOS 关110兴 and 关111兴 NWs have the largest velocity
sensitivity to diameter, in which cases the velocity doubles as
the diameter scales from D = 12 to D = 3 nm. The carrier velocity of NMOS 关110兴 NWs is also sensitive to the diameter
but at a smaller degree. On the other hand, the velocities of
NMOS 关100兴 and 关111兴, and PMOS 关100兴 NWs are insensitive to the diameter. Gate bias also tends to increase carrier
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velocities by ⬃50%, as higher energy states are occupied at
inversion conditions. Trends in carrier velocity with diameter
do not completely reflect to the terminal current characteristics because the carrier density is also subject to the change
of the cross section geometry. The ballistic on-current shows
less sensitivity with cross section fluctuations in the cases of
关110兴 PMOS and 关111兴 PMOS NWs, whereas in the rest of
the cases it varies linearly with cross section. The PMOS
关111兴 NWs are the ones with the highest performance from
all NW categories, whereas the PMOS 关100兴 the ones with
the lowest performance. The 关110兴 oriented NWs, on the
other hand, are the ones with both, high NMOS and PMOS
carrier velocities and on-current, and therefore more suitable
for CMOS applications. In either case, if the design goal is
driven by the highest performance assuming perfect manufacturability or if the design is driven by low device-todevice performance fluctuations, this study suggests the
共001兲/关110兴 oriented NWs for both NMOS and PMOS NW
devices for either long channel or short channel ballistic
devices.
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